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Abstract
_We address the problem of finding a 1-1 mapping of the vertices of
a binary tree onto those of a target binary tree such that the son of a
node on the first binary tree is mapped onto a descendent of the image
of that node in the second binary tree. There are two natural measures
of the cost of this mapping, namely the dilation cost i.e. the maximum
distance in the target binary tree between the images of vertices that
are adjacent in the original tree. The other measure, ezpansion cost, is
defined as the number of extra nodes/edges to be added to the target
binary tree in order to ensure a 1-1 mapping. We describe an efficient
algorithm to find a mapping of one binary tree onto another_ We show
that it is possible to minimize one cost of mapping at the expense of
the other.
This problem arises when designing pipelined Arithmetic Eogic Units .....
for special purpose computers. The pipeline is composed of ALU chips
connected in the form of a binary tree. The operands to the pipeline
can be supplied to the leaf nodes of the binary tree which then process
and pass the results up to their parents. The final result is available
at the root. As each new application may require a distinct nesting
of operations, it is useful to be able to find a good mapping of a new
binary tree over existing ALU tree. Another problem arises if every
distinct required binary tree is known beforehand. Here it is useful to
hardwire the pipeline in the form of a minimal supertree that contains
all required binary trees.
This research was supported in part by NASA Contract NASI-18107
while the author was resident at the Institute for Computer Applications
in Science & Engineering (ICASE), NASA Langley Research Center.

. INTRODUCTION
We address the problem of finding a 1 -1 mapping of
vertices of a binary tree onto those of a target binary tree
such that the son of one bi mary tree i s mapped onto a
descendent of the image of that node in the other binary tree.
_ere are two natural measures of the cost of this mapping,
namely the d_a_on-cos_ i. e. the maximum distance in the
target binary tree between the images of vertices that are
adjacent in the other graph. The other measure i. e. the
expczns_on-cos£, is defined as the number of extra nodes/edges
to be added into the target binary tree in order to ensure a
I-I mapping.
This problem arises while designing the Arithmetic Logic
Unit for a proposed special purpose computer [I ], _ [_]. In
that computer, Navier-Stokes equations are solved using an ALU
pipeline. The pipeline is composed of ALU chips connected in
the form of a binary tree. Each chip has two data inputs for
the two operands and one data output for the processed result.
The operands to the pipeline can be supplied to the leaf or
intermediate chips of the binary tree, which then process and
pass the result up to their parents. The final result is
available at the output of the root node of the binary tree.
The solution of each Navier-Stokes equation may require a
distinct interconnection of the chips.
Once an ALU pipeline in the form of a binary tree is
hardwired, it becomes essential to find the mapping of a new
binary tree, corresponding to an application not initially
consider ed i n the desi gn of the pi peli ne, ont o the ALU
pipeline. The following questions regarding the mapping of the
new binary tree onto the ALU pipeline, need to be answered:
I. Is it possible to find a mapping with zero dilation-cost
, without al teri ng the hardware structure of the ALU
pi peli net
2. if a mapping with zero dilation-cost does not exist, is
it possible to find a mapping with minimal dilation-cost
but again zero expansion-cost7 A mapping with non zero
dilation-cost means that the son of a node of the new
binary tree is assigned to a descendent Cinstead of a
son9 of the image of that node in the target binary tree.
Under such conditions some additional nonleaf nodes of
the pipeline, will be required to pass the operands upto
their parents without any processing. Such an assignment
will increase the number of stages in the pipeline but
this may have little impact if long vectors are being
processed and is, in any case, preferable to rewiring the
pi pel i he.
. If the dilation-cost of the mapping found in <29 is
prohibitively large, what will be the expansion-cost of
the ALU pipeline in order to make the dilatlon-cost
acceptabl e7
A new problem regarding the ALU pipeline arises if every
distinct binary tree, corresponding to each Navi er -Stokes
equati on to be sol ved, i s known before hand. Under such
conditions, it is useful to hardwire the pipeline in the form
of mi ni real super tree which contains al I requi red binary
trees. This exercise will minimize the number of costly ALU
chips as well as save the cost of rewiring the pipeline.
An almost identical problem arises in the field of
par al i el/pi peli ned pr ocessi ng where the modules of a tree
structured parallel program are to be assigned over the
processors of a tree machine. The above mentioned constraint
Cthat the son of each node of the program binary tree should
2
always be assigned to a descendent of the image of that node
in the processor binary treed will greatly help in reducing
communicati on _ synchr oni sati on over heads. I n case the
communication cost of l-i mapping of the nodes of the program
binary tree onto the nodes of the processor graph is too high,
we are left with two options:
C19
C e9
Add extra nodes to the processor graph in order to
reduce the communication overhead;
Assign more than one program nodes to a processor so
that the reduced program binary tree nicely fits the
intended tree machine and the communication cost is
reduced.
Prior research in similar fields is conducted by many
researchers. Bokhari [3] has defined the n_zpp_n_[ p2"obZen% and
developed a heuristic in order to maximize the card_n_ZZZy of
mapping i. e. the number of pairs of communicating modules
that fall on pairs of directly connected processors in an
eight near es t neighbour ar ray. I qbal [ 4 ] has designed a
heuristic algorithm which works especially well for the
mapping of binary trees onto binary trees. Chung et al. [5]
showed that in order to be able to embed any N-node binary
tree onto a complete binary tree with dilation-cost=l, the
expansion-cost of the target binary tree must be proportional
to N t°g-N/z. Hong et al. [ @] showed that there is a generic
binary tree onto which all binary trees are embeddable with
di i ati on-cost OCI 9 and expansi on-cost OCAF9 for some fixed
constant c.
Most of these researchers, while mapping/embedding a
graph onto a target graph, do not work under the constraint
that the son of a node of a graph should always be assigned to
l
a descendent of the image of that node in the target graph. It
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should be under stood that whi i e t he above const rai nt i s
optional Cbut certainly usefulD in the parallel processing
environment, it is a must for the mapping of a binary tree
onto an ALU pipellne.
In this paper, we describe a mapping algorithm which
can be used to find a I-I mapping of the nodes of a rooted
binary tree onto the nodes of a target binary tree, under the
constraint discussed earlier in this section. We study the
cost of this mapping i n terms of di i ati on-cost and
expansion-cost, and show that it is possible to minimize one
of these costs only at the expense of an increase in the other
cost.
In Section 2, we define certain terms relevant to our
research. A mapping algorithm is described in Section 3. In
Section 4, we use a similar algorithm to find a mapping of a
binary tree onto a given ALU pipeline with different
dilation-costs and expansion-costs. We also describe a scheme
in this section that can be used to find a minimal super tree
which contains an arbitrary number of binary trees, provided
we impose certain restrictions on the structure of the super
tree. The paper concludes with a discussion of our results in
Secti on 5.
=
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2. DEFINITIONS
d([ated-m_ppfnM
dep t AC k.)
LLC_D
LRC _,D
RRC f.D
A 1-1 mapping of the nodes of a given binary
tree onto the nodes of a target binary tree
under the following constraints:
i. The root node of the given binary tree is
assigned to the root node of target binary
tree.
2. Each son of node Z in the given binary
tree is assigned onto an existing descendent
of the image of _ in the target binary tree
Csee Fig. ID. The edge((, sonC_DD of the
given binary tree is said to be dilated by
an amount equal to the di stance i n the
target binary tree between the images of
node ( and sonC f3. C Note that the
expansi on-cost of a di i at ed-mappi ng i s
always zeroD
distance of node A from the root. The value
of dep t ACroo t D =0. The maxi mum value of
deptAC_D for i_<A_<n% is denoted by d
rncLx"
is true if a dil ated-mappi ng of the I eft
tree of node _ exists onto the left tree of
image of Z, and /a[se otherwise.
is true if a dilated-mapping of the left
tree of node _ exists onto the right tree of
the image of _, and /a[se otherwise.
is true if a dilated-mapping of the right
tree of node _ exists onto the right tree of
the image of 4, and lapse otherwise.
is true if a dilated-mapping of the right
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d_Late-_e/tC_D
d_Late-r_tC_D
tree of node 4 exists onto the left tree of
image of _, and /alse otherwise.
is £rue if it is impossible to determine
whethe_ a di I at ed-mappi ng of the i eft
treeCt) onto left treeCimageC_)) exists or
not unless the edgeC Z, i eftsonC f)) is
dilated and the left treeCt) is mapped onto
the left treeCleftsonCimageC4))), and /a_s_
otherwise. Thus it will be /a[se if either a
dilated'mapping of the left tree(4) exists
onto the left ' treeCimageC "_)) without
dilating the edgeC t, i eftsonC _9), or a
dilated-mapping of the left treeC£) does not
exist onto the left treeCimageC_)) even if
the edgeC _, leftsonC 499 is dilated by an
arbitrary amount.
is true if it is impossible to determine
whether a di i ated-mappi ng of the i eft
t_eeC_) "onto left treeCimageC_)) exists or
not unless the edgeC 4, i eftsonC Z)) is
dilated and the left treeC£D is mapped onto
the right treeCleftsonCimageC_))), and lapse
otherwise. Thus it will be /cz_se if either a
dilated-mapping O f the left treeC_) exists
onto the left treeC i mageC 4)9 without
dilating the edgeC _, i eftson( 499, or a
dilated-mapping of the left treeCt) does not
exist onto the left treeCimageC£)) even if
the edgeC _, leftsonC _99 is dilated by an
arbitrary amount.
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° AN ALGORITHM TO FIND A DILATED-MAPPING
We wili fi rst descri be and prove a number of theorems
which will help us in designing the basic algorithm. Given the
flags: LLC_e/_sonC_PD, RRC_e/I-sonCZ._D, LRC_e/_sonCt.b.b, and
P,LCZe/LsonC_DD, Theorem I describes conditions under which the
flag LLCfD is £r_e. The conditions under which the flag LLC£9
is lapse are discussed in Theorem P.. In Theorem 3, we discuss
conditions under which it is impossible to determine whether
the flag LLCZD is _rue or /a[se unless the edge( _,
leftsonC_99 is dilated.
3. 1. TH£OREH 1
The flag LLC_> is _rue (but not necessarily faZse
otherwise3 if LLC_e/tsonC_D RRC_e/tsonC_DD +.LRC_e/_sonC£D>.
RLC[e/ZsonC_DD is £rue. Similarly RRC_D is £rue (but not
necessarily /a[se otherwise) if LLCr_&h_sonC_>
RRCrZ_AZsonCZDD + LRCrf_AZsonCZDD RLCrZEAtsonCZD> is Zr_/e.
Proof
The AND of LLd[e/tsonC_D} and RRC_e/ZsonC£D> is true if
it is possible to find a dilated-mapping of the left tree as
well as the right tree of the left son of node Z onto the
respective left tree and right tree of image(_). This implies
that a dilated-mapplng of the left tree of node Z onto the
left tree of image(_) exists and thus LACED is £r_e.
The AND of tRC[e/tsonC_DD and RLC_e/tsonC_D> is tr_e if
one can find a dil areal-mapping of the i eft tree of the
leftson<_9 onto the right tree of the leftsonCimage(_9), and
of the right tree of the leftson(t9 onto the left tree of the
leftsonCimage((D). This implies that a dilated-mapping of the
left tree of node _ onto the left tree of image(_) exists and
thus LLC_> is trMe. D
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The conditions under which LLCf..) is t.r-ue, are shown in
Table i. It is understood that under these conditions the flag
LLCiD is true without Cfurther) dilating the edgeC E,
leftsonC_D), and thus the flags dilate-left and dilte-right
are both /a[se.
THEOREM 2
The flag LLCZD is /aZse (but not necessarily true
otherwise) if LL(r_htson(_)) iRC£e/tsonC_DD +
RRC[e/tsonC_>) RLC_e/tsonCiDD is tr%ze. Similarly PJ_CZD is
lapse (but not necessarily true otherwise) if LLdr£_htsonCZD9
Pr oo____Lf
The AND of iLC_e/tsonC_)) and LRCZe/t.sonCf.D.) is true i£
it is impossible to find a dilated-mapping of the left tree of
leftson(£D onto the left or right tree of leftson(image<£99.
If a dilated-mapping of the left tree of leftson££) does not
exist onto the left or right tree of leftsonCimageCZ)), then a
dilated-mapping of the left tree of node Z can also not exist
and hence LLC_) is /a[se. Similarly it can be argued that if
RRC_e/tsonC_>D AND RLCZe/tsonCtD> is trMe then the flag LLCZ)
is /aZse. []
The conditions under which the flag LLCiD is /cz[se, are
illustrated in Table I. It is important to note from the table
that the Flag LLCZ9 is /aZse if a dilated-mapping of the left
tree of node _ does not exist onto the left tree of image(_)
even if the edge(_, leftson(Z)3 is dilated by an arbitrary
amount. Thus the flags dilate-left and dilate-right are both
/aZse.
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TABLE 1
LL(_eftson£_)) 0 0 0 0 0 0 0 0 1 i 1 1 1 1 i 1
RRCLe/tso_C_DD 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
LRC _,e/ _so_C _D) 0 0 1 1 0 0 1 1 0 0 "1 1 0 0 1 1
RLCZe/tso_C_)) 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
LLC_) 0 0 0 1 0 0 ? 1 0 ? 0 1 1 1 1 1
d_ &a_e-[ef _C _D 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
d(&a_e-rt8htC£D 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
g
3. 3. THEOREM 3
d_[ate-_e/tC_D =tLC[e/tsonC£D9 LRC_e/tsonC_DD
RRC_e/tso_C_DD RLC_e/tsonC_ 99
dgLate-rg_htCgD =LLCLe/tsonCgD9 LRCLe/tsonCtDD
RRCle/t_onC_>D RLC_e/tsonC_ 99
Proof
The conditions under which dilate-left/dilate-right is
true or /a_se are illustrated in Table i. Note that the flags
dilate-left and dilate-right are both /a_se if LLCtD is either
tr_e without Cfurther9 dilating the edgeC_, leftsonC_)9, or a
dilated-mapping of the left treeCZ) does not exist onto the
left tree of the imageCt) even if the edgeC_, leftsonC_99 is
dilated by an arbitrary amount.
The flag iiC[e/tsonCZDD is tr_e if a dilated-mapping of
the left tree of leftsonC_D exists onto the left tree of
I eftsonCi mageC Z)), while RiCLe/tsonC_.)D is true if a
dilated-mapping of the right tree of the leftsonC_9 exists
onto the i eft tr ee of the i eftsonC imageC t ) 9. The flags
iRCZe/tsonCfDD and RRC[e/tsonCfDD are both /a£se when a
dilated-mapping of the left tree of node _ onto the left tree
of imageC_) does not exist, provided the edgeCZ, leftsonCZD)
i s not di i ated. Thus whenever the flag di i ate-i eft i s £ Due,
there exists a possibilty of finding a dilated-mapping of the
left tree(49 if the edge(Z, leftsonCZ99 is dilated and the
left tree of node Z is mapped onto the left tree of the
I eftsonC i mageC _ _ 9. []
It is important to note that only one flag Cdilte-left or
dil ate-right9 can be true at a time. Thus dilate-left
(dilate-right) is tr_e if there exists a possibility of LLCZD
becoming tr_e, provided the left tree of node Z is mapped onto
the left tree (right treed of leftsonCimageC_)).
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3. 4-. THE ALGORITHM
Find a trivial mapping of the given binary tree (&reel)
onto the target binary tree Ctree2). For each node _ at depth
Cd - 2), the flags: LLC_e/_sonC_.).), RRC_e/tsonC_D.),
maxl
LRC_e/tsor_C_DD, and RLC_e/tsonC_DD, can easily be found by
i nspecti on. The flag LLC _ D can then be found using the
following procedure:
Given iLC_e/tsonCZDD, RRCle/t_onCZD2, LRCte/tsonC_.)D, and
ZeJ_C_e/tsonC_DD, find if LLC_D is _rue Cuse Theorem 13 or /cztse
Cuse Theorem P.9. If LLC_.) is neither _r_e nor /a_se then
either dilate-left or dilate-right Cbut not both) will be _r_e
(Theorem 3). Dilate the edgeC Z, leftsonC Z)) and assign the
left tree of node Z onto the left tree of the
leftson(imageC_)) if dilate-left is £r_e, and onto the right
tree of leftson(image(ZD, if dilate-right is £r_/e. Again work
out the value of LLC_D from the new values of LLC[e/tsonC_DD,
P,RC _e/£sonC _._ _ LRC [e/tsonC_9._, and RLC _e/tsonC_D. If
dilate-left or dilate-right is still true then further dilate
the edgeC_, leftsonC_D) and repeat this process until LLC_D
becomes either ZPue Cwithout further dilation) or it becomes
/a[se Cwith an arbitrary amount of dilation.
The flags:LiCrZ_A£sonC_DD, P_CrZ_A£sonC_D9,
LRCr_AZsonCZDD, and RLCrZ_A&sonC_DD can also be found by
inspection and R2CZD can then be determined.
Now interchange the left tree of each node Z with the
right tree and again find the flags, iiCLe/_sonC_D,
_C_e/tsonCZDD, LRC[e/tsonC_DD, and Rl_C_e/_sonCZ99, by
inspection. From these flags work out the value of LRCZD. The
flag P_iCi9 can be found in a similar manner.
II
Once we have the values of LLCf..), RR.Cf.D, LRCf..), and RLC_.)
for each node Z at depth Cd - _D,the value of these flags
max;[
for each node at depth Cd - 3), can be found in a similar
m_xi
manner, Keep got ng up i n _reel untii we find the
flags: iiCroo_i), PJ_g_ooiiP, LRCroollP, and RiCroo_ID. If
iiCroo_iD-RRCroo_IP+iRCrooZlD.RiCrO0_I9 is _e then &
dilated-mapping of _reel onto ZPee2. exists.
3. 5. DISCUSSION
1 .
2°
For any node k of _reel, the flag LLCAD is a function of
four flags :tiC Ze/_sonC_D, RRC Le/ZsonCk)9,
LRCZe/_sonCk)9, and RiCZe/_sonC_99. In order to find if
LLC_9 Zs Z_ue (without further dilation9 or /aZse (with
an arbitrary amount of dilation9, the edgeC]_, leftsonCkgD
is dilated at the most as many times as Cd - d 9.
_o.x2 mo.xi
For each diiation of the edge, the above mentioned four
flags are to be evaluated. Thus, in order to find the
flag tiC,D, the four flags have to be found out Cd -
rn o_x 2
d ) times, in the worst case.
The number of steps needed to evaluate the four flags:
tic [el 6sonCkDD, RRC [el _sonCkDD, ARC [e/_sonCkDD, and
RiCZe/tsonC_9}, are, at the most, four times as many as
are required to evaluate a single flag e. g.
ALC [e/ _sonC_) D .
t
T
. In light of El) and C2.9, the maximum number of steps
needed to find LLC}_9 will be 4Cd - d ) as many as
nIc_x 2 m(Ixl
required to find the flag iiC[e/£sonC_t)9. In order to
find if a dilated-mapping of Lreel exists onto 6Pee_., the
maximum number of steps will be 4Cd - d ) times as
m_x2 max_
many as are required to find iiCie/$sonCrooZlg. Similarly
the number of steps needed to find iiC[e/_sonCPoo_19 will
iP.
again be 4Cd - d D times as many as are required to
mcLx2 m_xl
evaluate the /lag LLC_e/_sonC[e/tsonCrooLIDDD. Thus. in
order to find if a dilated-mapping of _reel exists onto
tree2, the algorithm will perform steps proportional to
d d
_4_Cd d 9 rnoxi rnc_xi )
- x C4D .
rnc_x2 m_xl
3. 6. EXAHPLE 1
We show _reei in Fig. 2Ca) and _ree_ in Fig. 2Cb), with
the root node of each tree shown in bold. Note that d =T,
m_x2
and d =4. The depth of some of the nodes of treel is also
m=xl
indicated in Fig. 2Ca). A trivial mapping of treel onto £ree_
is shown in Fig. 3CbD. In this mapping Pootl is mapped onto
roo£2 and the leftson CrightsonD of each node _ is mapped onto
the leftson Crightson) of the imageC_D of treea.
For each non leaf node _ of treel at depth=3, the flags,
LLCqD, RRCqD, LRCgD, and RLCgD are determined by inspection
and are indicated with each node in the respective order CFig.
3CaDD. Thus for q=iS, all the four flags are true and are
indicated by the pattern 'lilt', while for q=8, both LLCqD and
RLCqD are true but RRCc_D and LRCgD are both /a[se and are
indicated by the combination 'tO01 ', as shown in Fig. 3CbD.
As the four flags for node q=15 are all true and q is the
rightson of node V, so, according to Theorem I, RRCTD is also
_rve. Thus LLCVD and RRCVD are both trMe as indicated in Fig.
3CAD. The four flags for node 8, which is the leftson of node
4, are also indicated in the figure. Under such conditions the
flag iLC4D is /alse if the edgeC4, leftsonC4)) is not dilated,
but may become £1_ue if the edge is allowed to be dilated Chore
that the flag dilate-left is tr_e 9. The flag tat49 does,
indeed, become tr,'ue when the edgeC4, 8) is dilated as shown in
Fi g. 4.
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In order to determine the flags LR and RL for nodes 4
and 7, the left tree of each node is interchanged with the
right tree, as shown in Fig. 5. The flag LRC43 is /aZse if the
edge(4, 89 is no£ diiated, but may become true if it is
dilated towards right as the flag dilate-right is trtle (see
Fig. S(b)). The LRC49 comes out to be /a[se, as shown in Fig.
6. The four flags for nodes _. and 3 are indicated in Fig. 7.
In order to find liCrootl.), the edge(l, _) is dilated various
times, as shown in Fig. 8, g, lO, and II. Both the flags
itCroo_i) and RRgrootl) come out to be _rt/e as indicated in
Fig. le. Thus, it is possible to find a dilated-mapping of
£_eel onto free2.
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_. APPLICATIONS
Defi ni ti ons :
dr, Za ted-m_zpp_, nEC]e-)
s_per- t tee
best -m_pp _ nECk>
is a dilated-mapping of a given binary
tree onto a target binary tree in which
the dilation-cost is equal to or less
than )_. Remember, that the expansion-cost
of a dilated-mapping is always zero. A
dilated-mappingCk D is called a minimal
dilated-mapping if it is not possible to
find a dilated-mappingC;_ 9 with ;_ < _ .
z 2 i
is a binary tree with respect to a set of
binary trees (known as a tree set9 if it
is possible to find a dilated-mapping of
each binary tree of the set onto it. A
super-tree containing )_ nodes is a
minimal super -tree if it is not possible
to find a super-tree having nodes less
than _.
is a mapping of the nodes of a given
binary tree onto the nodes of a target
binary tree under the fol 1 owl ng
constraints:
I. The root of the given binary tree is
assi gned to the root of the target
,
binary tree.
Each son( £D,
tree, is
in the given binary
assigned onto a
descendent(image( _DD in the target
binary tree. Note that the
descendent(image( ZgD may or may not
exi st.
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3. The expansion-cost is minimal and the
dilation-cost is less than or equal to
6. I. FINDING A MINIMAL DILATED'MAPPING
If a dilated-mapping of £reel onto _ree2 exists wherein
each edge of £reel is dilated by no more than _ times, then
the algorithm of _ecti on 3 will always find a
dilated-mappingC_). The value of 7_ may vary from zero, when it
is possible to find a mapping of &_eel onto _Pee2 without any
dilation, and to Cdmax_ dm_xl9, when the amount of dilation
is maximum. The minimal dilated-mapping can be found by making
a binary search in the range O<_Cdm_xz dm_xi) , using the
algorithm of Section 3 to find the di i ated-mappi ngC A) for
which k is minimum.
4-. 2. FINDIN0 A MINIMAL SUPER "J-REE
The problem of finding a minimal super-tree with respect
to a set of binary trees, is difficult to solve in general. In
practical si tuaLi one, however, i t is possi bl e to find a
minimal super-tree using the algorithm described in Section 3
as fol 1 ows : We enumer ate al i non i somor phi c rooted bi nat y
trees of a given depth. For each such binary tree, we check if
it is possible to find a dilated-mapping of each member binary
tree of the tree set onto the selected binary tree. The binary
tree which passes this test and which contains minimum number
of nodes, will be the .minimal super-tree with respect to the
tr ee-set.
Unfortunately, the number of non isomorphic rooted binary
trees i s prohi bi tivel y i arge for depths of any pr acti cal
interest. A practical implementation of a super-tree on a
i0
printed circuit board, however, imposes further constraintson
the structure of the super-tree and limits the number of non
isomorphic rooted binary trees. A printed circuit board, for
example, is usually stuctured in the form of a NxN grid, where
each node of the super-tree is mapped onto a grid point.
Keeping in view the complexity, size, and input-output
requirements of each node of the super-tree Ci. e. the ALU
pipeline), the value of N is no larger than iO, provided the
super-tree is implemented on a single printed circuit board.
Out of the resulting non isomorphic rooted binary trees, the
minimal super-tree can be found in a reasonable amount of
time. I n a 2qxN gri d, for exampl e, the number of chips at
depth=d, are proportional to d and the total number of nodes
i n a bi nat y tree wi 1 1 be OCd2.). The r esul ting number of
nonisomorphic binary trees will be an exponential function of
the size of the grid which is A _,
4.. 3. FINDING A BEST-MAPPINO
We have al ready discussed t echni ques to find a
dilated-mapping Cprovided such a mapping exists) of a given
binary tree onto a target binary tree with minimum
di I ati on-cost C remember that the expansi on-cost of a
dilated-mapping is always zero). If such a mapping does not
exist, or if its dilation-cost is prohibitively large, then we
are left with the only option of finding a best-mappingC_ of
the given binary tree onto the target binary tree. Note, that
the best-mappi ngC _9 has a mini real expansi on-cost and a
dilation-cost equal to or less than _.
The algorithm that we describe here, can be used to find
best-mappings "of a binary tree onto another binary tree with
varying dilation-costs and expansion-costs. We show that it is
possible to minimize one of these costs only at the expense of
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increase in the other. Using this information, one can find
the best possible compromise between these two costs.
Defi ni ti one:
BLLC_D
BRRCZD
BLRC f_D
BRLC_D
dt_ate-_e/tCtD
dt_ate-rt$htCtD
is the expansion-cost of the best-mmpping of
the left tree( iD onto the left
tree( i sage( _DD.
is the expansion-cost of the best-mapping of
the right tree(_) onto the right
tree(image( _DD.
is the expansion-cost of the best-mapping of
the left treeC tD onto the right
tree(i mageC _DD.
i_ the expansion-cost of the best-mapping of
the right tree( _9 onto the left
tree( i sage( _.D.
is true if it is impossible to determine the
best-mappi ngC _D of left tree( _D onto the
left treeCi sage(tD) unless the edge( _,
leftsonC_D9 is dilated and the left treeC_)
i s mapped onto the i eft
tree( i eft son( i sage( Z9D D.
is true if it is impossible to determine the
best-mappi ngC _D of i eft tree(Z) onto the
left treeCi mageC _D) unless the edge( _,
leftsonCZD) is dilated and the left treeC£3
i s mapped onto the r ight
treeCleftsonCimageC 499).
THEOREM 4
The flag dilate-leftC_) is true if and only if:
BRLC_e/tsonC_D_ < BRRC_e/tsong_DD and
BiiCZe/tsonC_DD < BiRdZe/tsonCZDD
• i8
=
The flag dilate-right([_) is £r_e if and only if:
BRLC_e/gsonC_D > BRRC[e/gsonC_9 and
BiiC[e/£sonC_DD > BLRCLe/LsonC_DD
Proof
If [BiiC_e/£sonC_DD + BRLC_e/_sonC_DD] is less than
[BiiC_e/£sonC_99 + BRRC_e/£sonC_gD2 as well as
[BiRC_e/£sonC_99 + BRiC[e/6sonC_99), then it is not possible
to find a best-mapping([_) of the left tree([_) onto the left
tree([image([_)9 unless the edge([Z, leftson([Z)) is dilated and
left treeC_) is mapped onto the left treeccleftson([imageCZ))).
Under such condi tions, there al ways exi st a possi bl i ty of
reducing the expansion-cost of a mapping of left tree([_) onto
the left tree([imageC _199, provided the edge([_, leftson([71)) is
di i ated. a
The condi ti ons under which the fl ag
di i ate-i eft([ _D/di I ate-ri ght([ 69 is £rue or /a£se are,
illustrated in Table 2. It is important to note that only one
flag i. e. dilate-left or dilate-right is tr_e at a time.
THEOREM 5
BLLC£D = BLLCleftson([_DP + BRRCleftson([_gD if
BRiCleftson([_)D >_ BRRCleftson([_))
and BLLCleftson([_DD < BLRCleftson([_)9
= BLRCleftsonC_)D + BPJ_CleftsonC_)D if
BRiCleftson([Z)D < BRRCleftsonCZ))
and BiiCleftson([_)D > BLRCleftson([_DD
Proof
I f [ BRLCI eftson([ £ ) D >- BRRCI eft sonC _) ) ] and
[ BLLCI eftsonC _99 _< BLRCI eftson([ Z99] or [ BRACI eftson([ Z)9 _<
BRRCleftsonCZ))] and [BiiCleftson([_)9 .>- BiRCleftsonC_)9] then
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dilate-left(4) and dilate-right(4) are both /aZse, as shown in
Table 2. Under such conditions, it is possible to determine
the best-mappi ng( A9 of the I eft tr eeC _ ) onto the I eft
tree(image(_)) without dilating the edge(Z, leftson(49D. The
expansion-cost of the best-mappingCbO of the left tree(_) onto
left treeCimageC4)9 is given below. D
exp_ns4on-cost = m4n[ [BiiCl _CtsonC ig D + BPJ_CleftsonC _)D] ,
[SiRCleftsonC_DD + BRiCleftsonC _DD]]
THE ALGORITHM
The algorithm to find a best-mappingC_) of a given binary
tree onto a target binary tree_ is similar to the algorithm
described in Section 3. 4_ except that the variables BLL, BRR,
BLR, and BRL are no longer true or /uZse, but are integers.
Given BiiCleftsonC 4).), BP_qCleftsonC Z)D, BiRCleftson( 499, and
BPJ_Cleftson(_)D, we can find BLLCZD using Table 2= provided
dilate-left(4] and dilate-right(_) are both /aLse. Dilate (but
not more than JR times) the edge(L, leftson(4)) and assign the
left tree( 49 onto the left tree( 1 eftsonCi mageC _999_ if
di i ate-i eft i s _r_e, and onto the right
tree(leftson(image(_)D, if dilate-right is true.
The rest of the al got i thm i s exactly the same as
described before. The expansion-cost of the best-mapping(_) of
the given binary tree onto the target binary tree, will be
_n[ [ BLLCI eftsonC too _9 D + BRRCI eftson( too £D) ] ,
[BiRCleftson(roo£)D + BRigleftsonCroo£D) ] ] . The algorithm
performs the same number of steps as before in order to find
the best-mappingC_) of a given binary tree onto a target
binary tree
_O
TABLE 2
BLLC iD dl d.r
BLLCjD =BLRCj'.)
BLL C j'.) =BLRC./.)
BL L C jD =BL RC jD
BP.LCjD=BRRCjD
BRLCjD>BRI_CjD
BRLCjD<BR_CjD
BLLCj'D+B_CJ'D
BLLCj'D+BRRCjD
BLRCj'D+BRLCjD
0 0
0 0
0 0
BLLCjD>BLRCjD
BLLCj'D>BLRCjD
BLLCj'D>BLRCjD
BRLCjD=BRRCj'D
BRLCj'D>BRRCjD
BRLCjDcBRRCj'D
BLRCjD+BRLCjD 0 0
BL_CjD+B_LCjD 0 0
BLLC jD< BLRC jD
BLL C j'D< BLRC jD
BLLCjD< BLRCj'D
BRLCjD=BRRCj'D
BRLCj'D>BRRCJ'D
BRLCj'D<BRRCj'D
BLLCj'D+BRRCjD 0 0
BLLCj'D+BRRCJ'D 0 0
1 0
j=_e/tso_C_D d_=dt[ate-[e/tCt) dr=dt[ate-r_AtCgD
2.1
EXAMPLE 2
/
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Let us find a best-mappingC;_D of t.z'eel of Fig. 2Ca) onto
_ree2 of Fig. 2CbD for ;_ = O, i, 2, and 3. Fig. 13 shows a
best-mappingfOD of treel onto _ree2. The values of BLL, BP.E,
BLR, and BRL are al i i ndi cared with some nodes i n the
respective order. The expansion-cost of the best-mappingCO) is
shown to be ?. We show a besL-mappingCID of Lreel onto treee
in Fig. 14. The expansion-cost of this mapping is only i. A
best -mappi ngC 29 of treel onto 6 tee2 does not produce any
better results and is, therefore, not shown. A best-mappingC3)
is shown in Fig. le. Its expansion'cost is zero and thus it is
a dilated-mappingC39 of £reel onto £ree2.
The above expansi on-costs and cot responding
dilation-costs are plotted in Fig. 15. Note that when the
dilation-cost is zero, the expansion-cost is maximum and is
equal to V. On the other extreme, when the dilation-cost is 3,
the expansi on-cost i s mini mum equal to zer o. When the
dilation-cost is allowed to increase from zero to 1 , the
expansion-cost reduces dramatically from 7 to i, but when the
dilation-cost is changed from i to 2, the expansion-cost does
not reduce.
The best possible compromise between dilation-cost and
expansi on-cost can now be found. For exampl e, i f the
expansion-cost, corresponding to dilation-cost=O, is
unaccept abl e, and i f the di I ati on-cost cot r espondi ng to
expansi on-cost =0, i s prohi bi ti vely i arge, then the best
solution is to allow a dilation-cost of not more than I. The
corresponding expansion-cost will also be I in this example.
__-
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5. CONCLUSIONS.
We have described an algorithm which can be used to find
a mapping of a given binary tree onto a target binary tree,
provided that the son of a node of the gi yen bi nary tree i s
assigned to a descendent of the image of that node in the
target binary tree. The cost of the mapping is expressed in
terms of dilation-cost and expansion-cost. We have shown that
it is possible to minimize one cost of mapping only at the
expense of increase in the other. I t is possi bl e to extend
this approach for _-ary trees Cprovided _ is small), although
it will be difficult to apply this technique to graphs other
than trees.
An scheme to find a minimal super-tree which contains an
arbitrary number of binary trees, is also discussed. This
scheme is feasible, provided we impose certain restrictions on
the structure of the super-tree.
The algorithm that we have described in this paper, is
equally applicable in a parallel processing environment. The
problem here is to add minimum number of processors to the
already configured processor tree, in order to match the
program binary tree with the machine architecture. If,
however, the change of hardware is not a feasible option, then
we should assign more than one program nodes to a processor
node so that the reduced program binary tree can nicely fit
the i nt ended tree machi he. The pr obl em, i n general , i s
difficult to solve and is an open challenge for people working
in this field.
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image(i)
leftnon(i)
leftnon(image(i))
rightson (image(i))
grandson(image(i)) grandson (image (i))
A given binary tree shown in black while the target binary tree
is shown in grey. Node i of the gl'_en binary tree is mapped onto
an Image(i) of the target binary tree. In a dilated-mapping of a
binary tree onto another binary tree, each son(i) is mapped onto
either an existing son or a descendent (e.g. a grandson) of image(i)
in the target binary tree.
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loi4] 1714] _[4J i_4] Yo[4!
(b)
(a) tree I and (b) tree2. The root node of each binary tree
is shown in bold. The depth of some nodes of tree I is also
indicated in square brackets, thus depth of node 5 is 2.
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Ca) 3
_/_o _ t,,2 ,3 ,4 0//%
16 17 18 19 20
(b)
Fig. 3 Ca)tree [ & (b)a trivialmapping of treeI onto tree2.For each
nonleaf node q of tree I at depth-3 the flags LL, RR, LR, & RL
are indicated with each node in the respective order. When q
isequal to S,for example, LL & RL are both true while I_R& LR
are falseas indicated in (a).
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(a) 2 3
11--4 oooo 5 6 7 ll--
8
1°°1_ 111°_ 0011012103 _0441 "01111
(b)
Fig. 4 The flag LL(4) isfalse if the edge(4, 8) is not dilated but becomes
true when the edge is dilated towards left _nce as shown in bold
in (b).The flag RR(4) is already true.
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(a) 3
16 17 18 19 2O
(b)
1101 Ol 1111
Fig. 5 In order to determine the flags:LR & RL for nodes 4 & 7, we
interchange the left tree of each node with itsright tree as shown
in (b).The. flag LR(4) is false if the edge(4, 8) is _ot dil_ted but may
become true ifitis dilated towards right.
(a) zo 2 3
16 17 18 19 20
1101
IIII
Fig. 6 The edge(4,8) is dilated towards right once, indicated in bold,
as shown in (b).The resulting value of the fla_ LR(4) Is false
as shown ln (a).
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(a) ! 100/__0///__
JN N,,,=,_ a j_
16 17 l_ l_' Yo
(b)
IIII
o000
1111
Fig. The fottrflags:LL, RR, LR, & RL for nodes 4, 5, 6 and 7 are
indicated In the respective order in (b).The resultingfour
flagsfor nodes 2 and 3 are shown in (a).
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(a) 2 3
_ooz 4 5 6 7
0!I0
16 17 18 19 20
(b)
Fig. 8 In order to determine the flagLL(root l)IRR(root I)the
edge( 1,2)/(edge(1,3))isdilatedas shown in bold in (b).
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(a) 2 3
4 7
II-- 5 6 II--
15
i0/_i 7 _ 11 12 13 i-4 If 2_0
(b)
IIII
IIII IIII
Flg. 9 The flags LL and RR for nodes 4 as well as 7,are both true as
shown in (a).The actual dilated-mapping Isshown in (b)with
each dilatededge indicated In bold.
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(a ) I O0 1/__3
16 17 18 19 2O
IIII
(b)
1111
1111
m
Fig. lO All the four flags:LL(3), RR(3), LR(3), & RL(3) are shown in (a).
The dilated-mapping for the right tree of node I is shown in (b).
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(a) oi-- 2 3 ttti
.4 5 6 7
16 17 18 19 20
(b)
Fig. :: The edge( !,2) is dilated thrice as shown in (b).The flag LL(2)is
thus false while RR(2) is true as indicated in (a).
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(a) otzl 2 / "_il
/ \
4 5 6_ '7
8 9
12 13 14
1,6 17 18 I0 20
1111
(b)
1101
Fig.:2 Both LL(root) and RR(root) are true as shown in (a).Thus
itis possible to find a dilated-mapplng of tree I onto troo 2
which IF,,shown in (b).
57
16 17 18 19 2O
(b)
Fig. 15 A best-mapping(O) of tree I onto tree2. The values of BLL, BRR, BLR,
& BRL are also Indlca6ed with some nodes In the respective order in
(a).The expansion-cost of the mapping is 7.
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2 3
(a)
4 5 6 7
8 9 I_0_/:-_ _ II 12 13 14
16 17 18 1
(b)
Fig. 14 A best-mapplng(l) of treeI onto tree2.Each dllated edge isshown
in bold. The exPans'ion-cc_tof the best-mapplng( 1)is I.
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5
4
3
Expansion -cost
Dilation-cost
0 | 2 3 4
Fig. _5 Expanslon-cost,corresponding to best-mapplng(k) of tree l
onto tree2,isplotted against dilatlon-cost.
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